

PORTAL
USPTO

Subscribe (Full Service) Register (Limited Service, Free) Login
 Search: The ACM Digital Library The Guide
 +multi-FPGA +emulation

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used multi FPGA emulation

Found 25 of 175,083

Sort results by relevance

 Save results to a Binder

Try an Advanced Search

Display results expanded form

 Search Tips

Try this search in The ACM Guide

 Open results in a new window

Results 1 - 20 of 25

Result page: 1 2 next

Relevance scale

1 Software for Reconfigurable Systems: Incremental reconfiguration of multi-FPGA systems

K. K. Lee, D. F. Wong

February 2002 **Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays****Publisher:** ACM Press

Full text available: pdf(145.68 KB) Additional Information: full citation, abstract, references

In reconfigurable computing, circuits implemented on multi-FPGA systems have to be incrementally modified. Since reconfiguring an FPGA is time-consuming, the time for reconfiguration depends on the number of FPGAs to be reconfigured. Our objective is to reduce the number of such FPGAs. In this paper, we consider the specific problem of incrementally reconfiguring a multi-FPGA system that utilizes the direct interconnection architecture, where routing connections between FPGAs are to neighbors th ...

2 Target architecture oriented high-level synthesis for multi-FPGA based emulation Oliver Bringmann, Carsten Menn, Wolfgang RosenstielJanuary 2000 **Proceedings of the conference on Design, automation and test in Europe****Publisher:** ACM Press

Full text available: pdf(122.87 KB)

Additional Information: full citation, references, index terms

3 Multi-terminal net routing for partial crossbar-based multi-FPGA systems Abdel Ejnioui, N. RanganathanFebruary 1999 **Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays****Publisher:** ACM Press

Full text available: pdf(1.06 MB)

Additional Information: full citation, references, citations, index terms

Keywords: FPGA architecture, FPGA routing, branch-and-price, integer programming, interconnect optimization, layout synthesis

PORTAL

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

+FPGA +emulate +data +packet +network

USPTO

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used FPGA emulate data packet network

Found 51 of 175,083

Sort results by relevance Save results to a Binder
 Display results expanded form Search Tips Open results in a new window

Try an Advanced Search
 Try this search in The ACM Guide

Results 1 - 20 of 51

Result page: 1 2 3 next

Relevance scale

- 1 A Complete Network-On-Chip Emulation Framework 
 N. Genko, D. Atienza, G. De Micheli, J. M. Mendias, R. Hermida, F. Catthoor
 March 2005 **Proceedings of the conference on Design, Automation and Test in Europe - Volume 1**
Publisher: IEEE Computer Society
 Full text available:  pdf(257.92 KB) Additional Information: full citation, abstract

Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon, and obviate the limitations of bus-based solution. NoCs can have regular or ad hoc topologies, and functional validation is essential to assess their correctness and performance. In this paper, we present a flexible emulation environment implemented on an FPGA that is suitable to explore, evaluate and compare a wid ...

- 2 Balancing performance and flexibility with hardware support for network architectures 
 Ilija Hadžić, Jonathan M. Smith
 November 2003 **ACM Transactions on Computer Systems (TOCS)**, Volume 21 Issue 4
Publisher: ACM Press
 Full text available:  pdf(719.03 KB) Additional Information: full citation, abstract, references, index terms

The goals of performance and flexibility are often at odds in the design of network systems. The tension is common enough to justify an architectural solution, rather than a set of context-specific solutions. The Programmable Protocol Processing Pipeline (P4) design uses programmable hardware to selectively accelerate protocol processing functions. A set of field-programmable gate arrays (FPGAs) and an associated library of network processing modules implemented in hardware are augmented with so ...

Keywords: FPGA, P4, computer networking, flexibility, hardware, performance, programmable logic devices, programmable networks, protocol processing

- 3 Wireless home networks: Design and implementation of the HiperLan/2 protocol 
 E. P. Vasilakopoulou, G. E. Karastergiou, G. D. Papadopoulos
 April 2003 **ACM SIGMOBILE Mobile Computing and Communications Review**, Volume 7 Issue 2
Publisher: ACM Press
 Full text available:  pdf(1.50 MB) Additional Information: full citation, abstract, references

In recent years, wireless communication systems have experienced an enormous



FPGA + NoC verification

[Search](#)

[Advanced Scholar Search](#)

[Scholar Preferences](#)

[Scholar Help](#)

Scholar

Results 1 - 10 of about 199 for **FPGA + NoC verification**. (2.13 seconds)

[Bringing Communication Networks on a Chip: Test and Verification Implications](#) - group of 8 »
 B Vermeulen, J Dielissen, K Goossens, C Ciordas - IEEE Communications Magazine, 2003 - ieeexplore.ieee.org
 ... another processing block P1 via the **NOC**. If, in the **verification** of P3, a situation
 has to be reproduced ... to the behav- ior of, for example, an **FPGA** model or a ...

Cited by 13 - Web Search - [SL Direct](#)

A FLEXIBLE CIRCUIT-SWITCHED NOC FOR FPGA-BASED SYSTEMS

C Hilton, B Nelson - ieeexplore.ieee.org

... grow – the desire for efficiencies in design and **verification** methodolo- gies ... of
 a flexible and lightweight circuit-switched **NOC** for **FPGA**- based systems ...

[Web Search](#)

A network on chip architecture and design methodology - group of 9 »

S Kumar, A Jantsch, JP Soininen, M Forsell, M ... - Proc. Symposium on VLSI, 2002 - ieeexplore.ieee.org

... For example an area dedicated to **FPGA** or embedded ... potential methods, if adapted to
NOC concept. The development and **verification** environments should provide a ...

Cited by 148 - Web Search

MAIA-CAD Framework for Networks-on-Chip Synthesis

LC Ost, A Mello, NL Calazans, FG Moraes - inf.pucrs.br

... Table 1 - 3x3 HERMES **NoC** area data for XC2V1000 **FPGA** (5120 available slice)

Implementation Cost (in slices ... Analysis` result **NoC** verification Traffic Analysis ...

[View as HTML](#) - Web Search

ON CONNECTING CORES TO PACKET SWITCHED ON-CHIP NETWORKS: A CASE

STUDY WITH MICROBLAZE PROCESSOR ... - group of 3 »

R Holmmark, A Johansson, S Kumar - hem.hj.se

... program in the PC helps to see the results of this **verification** experiment on ... is
 quite conceivable that we may soon have a new **FPGA** with **NoC** backbone as a ...

[View as HTML](#) - Web Search

Modeling NoC Architectures by Means of Deterministic and Stochastic Petri Nets

H Blume, T von Sydow, D Becker, TG Noll - Springer

... In this contribution the modeling of basic **NoC** communication scenarios ... provide a
 test bed for the **verification** of modeling ... a state-of-the-art **FPGA**-platform has ...

[Web Search](#)

HIBI-based Multiprocessor SoC on **FPGA** - group of 2 »

E Salminen, A Kulmala, TD Hämäläinen - Proc. IEEE International Symposium on Circuits and Systems (..., 2005 - ieeexplore.ieee.org

... **Verification** stand-alone simulation, HW/SW co-simulation, hardware ... V. R ESULTS AND
 C ONCLUSIONS **FPGA** synthesis results for some **NoC** proposals from ...

Cited by 1 - Web Search

From **NoC** Security Analysis To Design Solutions

S Evain, JP Diguet - vsp2.ecs.umass.edu

... Figure 1. **NoC** distributed over **FPGA** and ASIC ... unauthorised read or write transaction
 (by filter **verification** in master ... this case, only a part of the **NoC** is in ...

[View as HTML](#) - Web Search